Portal Home  |  Outer Space  |  STIO Home  |  Publish (Secure)  |  Create

Close

Please submit the following details. This information will be displayed on your site. Items marked * are required.

Contact Information                        Bill To: Check Here if same as Contact Information
*Name :
*Organization :
*Address :
*City :
*Country :
*Phone :
*Email ID:
  
*Business Title :
About Us :
*Name :
*Organization :
*Address :
*City :
*Country :
*Phone :
*Email ID:
  
SignUp Fees : Rupees Dollars
Signup Fee:
Annual Charges :
Signup Fee:
Annual Charges :
Enter Coupon :   
I authorize you to bill me to the above address and mail the subscription details. I accept the Terms and Conditions of hamara.in.

Hamara Spaces - STIO - MarketingCollateral

tweet this    share this      

Auto_TestCaseGen
Skill_Set
Teraptor_MSE-_HWVerify
arupeeMyWallet.pdf
arupee_slide.jpg
nextsale.gif 
Teraptor MSE for Hardware Verification

 

 Testing hardware IP blocks is an important activity that all development teams have to 
undertake to ensure that the intent of the designer is translated to the correct IP blocks 
(RTL) by the developer. The cost of undetected flaws during verification stage for IP blocks 
can run into millions of dollars when the issues are discovered in taped out designs. 
 
Hardware verification is today carried out with the help of Verification IPs [VIP]. Design and 
development of VIPs is time taking. With thousands of potential scenarios to handle for the 
simplest of the IP blocks, VIP design and development is almost always more expensive than 
the cost of designing the IP being tested! VIPs offer some benefit from reuse across multiple 
design teams somewhat mitigating their costs.
 
Verification language standards such as E allow the creation of VIPs that can generate test 
cases. However, those VIPs need to be created with great skill, encapsulating both valid test 
cases and the desired results. One way to use VIPs is to run them against IP models, such as 
those created through modeling languages like System C to create reference results.
 
Hardware verification is a complex challenge. Productivity improvements can be a 
significant source of competitive advantage by increasing product quality and reducing 
development costs and time to market.
 
Teraptor Model Space Explorer technology from Sankhya Technologies (Sankhya) addresses 
this challenge by capturing design intent and leveraging intent to drive test case and 
reference result generation. As Teraptor MSE is meta-model driven, the entire VIP 
development process becomes agile.
 
STIO, as a partner of Sankhya Technologies, brings to you turn-key solutions to enhance 
productivity of your verification teams. We can offer fixed cost solutions for creating VIP 
with the help of Teraptor MSE and our small (but) trained verification staff. 

 

 This means, you can get your VIP at a lower cost, without the hassle of altering your design 
flows! 

 
Interested? We look forward to your RFP.
 
Contact - sales@sankhya.com

Published On : 12th August.

Content published for public or private access is the sole responsibility of the person who originated such Content. Hamara may not monitor or control or endorse the Content published in the space or the channels and cannot take any responsibility for such Content. Please read the terms & conditions of use carefully before using the site.
If you find any harmful, annoying, or illegal content in Hamara.in, please write to info@hamara.in with Subject: REPORT CONTENT - REQUEST REMOVAL