Letters
Portal Home  |  Outer Space  |  SCCIHome  |  Publish (Secure)  |  Create

Close

Please submit the following details. This information will be displayed on your site. Items marked * are required.

Contact Information                        Bill To: Check Here if same as Contact Information
*Name :
*Organization :
*Address :
*City :
*Country :
*Phone :
*Email ID:
  
*Business Title :
About Us :
*Name :
*Organization :
*Address :
*City :
*Country :
*Phone :
*Email ID:
  
SignUp Fees : Rupees Dollars
Signup Fee:
Annual Charges :
Signup Fee:
Annual Charges :
Enter Coupon :   
I authorize you to bill me to the above address and mail the subscription details. I accept the Terms and Conditions of hamara.in.

Hamara Spaces - SCCI- Letters

tweet this    share this      

AnnounceFabTwin
NeedForFabTwin
2016SIRP_Proposal.pdf
idc-call-eoi.pdf
sanskriti-coding-cpp.pdf
scci-20042015-01.pdf
scci-call-for-eoi-2020.pdf
SCCI-Concept-NCRDP.pdf
SCCI-SFRA-CertWorkshop.pdf
scci-task-20200608.pdf
skill-dp-template.pdf
suukshma-yamtra-bhaarat.pdf
upamaedha-wp-01.pdf
upamaedha-wp-02.pdf
u-pa-maee-dhaa-01.pdf
YSAM-20201022-EoIR.pdf

SCCI Announcement : Fab Twin Collaboration Project

To Develop 17 nm and beyond Semiconductor Fab Twins: March 30, 2026

India has by and large missed the semiconductor fabrication and foundry industry opportunity over the past 3 decades.

This has started to change with Government of India's aggressive support for semiconductor industry over the past 3 years.

Honorable Prime Minister has set the goal of Vikasit Bharat by 2047 and bhaava svaatamtryam by 2035.

Ability to create new and innovative paths to the design and setup of semiconductor fabrication facilities powered by innovative foundry models is an urgent imperative.

A roadmap that leverages India's current strengths to establish a robust collaboration framework for accelerated research and development directed towards improving fab design capabilities naturally serves as an advanced technology anchor to profitable semiconductor investments in India leading to an increase in chip design and fabrication capabilities.

SCCI is therefore announcing the creation of a collaboration project for developing a "17nm semiconductor fab twin" - that can be used as a virtual fab to develop 17nm PDK.

SCCI invites MEITy, DoT, CDoT, CDAC and CSIR to join SCCI and collaborate on this project.

SCCI also invites large banks, state governments and other institutions exposed to risks arising out of current semiconductor fab projects to join SCCI and support the initiatve as a risk mitigation measure.

SCCI Contact Page

Published On : November 28, 2012
Content published for public or private access is the sole responsibility of the person who originated such Content. Hamara may not monitor or control or endorse the Content published in the space or the channels and cannot take any responsibility for such Content. Please read the terms & conditions of use carefully before using the site.
If you find any harmful, annoying, or illegal content in Hamara.in, please write to info@hamara.in with Subject: REPORT CONTENT - REQUEST REMOVAL