Reference
Portal Home  |  Outer Space  |  SCCIHome  |  Publish (Secure)  |  Create

Close

Please submit the following details. This information will be displayed on your site. Items marked * are required.

Contact Information                        Bill To: Check Here if same as Contact Information
*Name :
*Organization :
*Address :
*City :
*Country :
*Phone :
*Email ID:
  
*Business Title :
About Us :
*Name :
*Organization :
*Address :
*City :
*Country :
*Phone :
*Email ID:
  
SignUp Fees : Rupees Dollars
Signup Fee:
Annual Charges :
Signup Fee:
Annual Charges :
Enter Coupon :   
I authorize you to bill me to the above address and mail the subscription details. I accept the Terms and Conditions of hamara.in.

Hamara Spaces - SCCI- Reference

tweet this    share this      

BulususLawsOfDQC
SCCIFabTwin
AdvancedEconomyDefinition.pdf
AntarmukhaBahyamukha.pdf
BVB-KTFS-Roadmap-2019.pdf
cmmacs_eoi_ris_final.pdf
CombinatorialAI.pdf
dgpa.pdf
factory-as-a-service.pdf
GeneticsVision2008.pdf
go_vocal_for_local_2012.pdf
GraphCurrency2014.pdf
KTForSanskrit-Gnananidhi.pdf
QuantumComputingResearch.pdf
QuantumPartitioner.pdf
ResearchProposal2014.pdf
SankhyaSTPI-NCoDE.pdf
scci-10kmolecule.pdf
SCCI-MASOne.pdf
scci-mobile-bis-fb-2015.pdf
scci-sam-kshi-ptam.pdf
scci-sanskriti-akshara.pdf
scci-sanskriti-RFC.pdf
SCCISymNumberNamesStandard.pdf
scci-telecom-vision-2016.pdf
smartcity-123.pdf
SyntheticProcessorSyllabus.pdf

CPP-2026-03 SCCI Collaboration Project - Semiconductor Fab Twin

Develop a 17nm Fab Digital Twin Specification

SCCI as a technology collaboration platform can significantly accelerate India's semiconductor journey. Keeping this in mind, SCCI has opened a collaboration project for a working group to build a 17nm or better high fidelity fab twin specification. This will help connect semiconductor science and technology to policy and practise.

Objectives

  • Develop and publish specifications for a semiconductor fab digital twin.
  • Create a 17 nm virtual fab (fab twin) as a reference implementation for the digital twin specification.
  • Create a reference PDK (Process Design Kit) that works with any semiconductor fab compliant with the digital fab twin specification.

Benefits

  • The presence of a Fab Twin Model is expected to accelerate the design and development of a 17 nm (or better) research fab.
  • The presence of a Fab Twin Model can foster an R&D ecosystem to further semiconductor fab capital good design and development ecosystem in Bharat.

Founder Members

  • Sankhya Technologies Private Limited is a founder member for this collaboration project.

Who Can Participate

  • The collaboration project is open to SCCI members.
  • Institutions such as Ministry for Electronics and Information Technology, Govenment of India (MEITy), Department of Telecom, CDoT, CDAC and CSIR may also join SCCI and collaborate on this project.
  • Large banks, state governments and other institutions exposed to risks arising out of semiconductor fab project investments may join SCCI and support the initiatve as a risk mitigation measure.

References

Here are useful references. We welcome your feedback: Contact Page

  • SCCI Announcement : Fab Twin Collaboration Project
  • SCCI Advisory : Need For a SemiconductorFabTwin
  • SCCI Smart Factory Reference Architecture

Published On : November 28, 2012
Content published for public or private access is the sole responsibility of the person who originated such Content. Hamara may not monitor or control or endorse the Content published in the space or the channels and cannot take any responsibility for such Content. Please read the terms & conditions of use carefully before using the site.
If you find any harmful, annoying, or illegal content in Hamara.in, please write to info@hamara.in with Subject: REPORT CONTENT - REQUEST REMOVAL